logo elektroda
logo elektroda
X
logo elektroda
Advanced Search
logo elektroda

MON-L and MON-R on TV T-CON Boards: Panel Rail Monitor Outputs Explained

Ask a question on the Forum

User question

What is mon-l and mon-r

Artificial Intelligence Response

Direct answer to the question

  • MON‑L and MON‑R most commonly label “monitor” test outputs or points for the left and right halves of an LCD panel on a TV T‑CON (timing controller) board. They are used to observe the health of the panel‑drive voltages on each side.
  • In some audio equipment, MON‑L and MON‑R mean the left and right “monitor” outputs that feed studio speakers. If your context is TV/LCD repair, the T‑CON meaning above is the relevant one.

Key points

  • On T‑CONs: MON‑L/MON‑R are multiplexed analog monitor outputs that step through the main panel rails (e.g., AVDD, VGH, VGL, VCOM) for the left/right panel sections. Compare MON‑L vs MON‑R on an oscilloscope; they should match closely.
  • On audio gear: MON‑L/MON‑R are the main stereo monitor outputs to speakers.

Detailed problem analysis

  • Purpose on T‑CON boards
    • Modern medium/large LCDs split the source/gate drive into left and right halves. The T‑CON (often via an integrated PMIC) generates several panel rails per side:
    • AVDD (analog source‑driver supply, ~12–18 V typical)
    • VGH/VON (gate‑on, ~20–35 V typical)
    • VGL/VOFF (gate‑off, −5 to −12 V typical)
    • VCOM (common electrode, ~5–9 V DC, sometimes with ripple)
    • References such as HAVDD/1⁄2 AVDD
    • The PMIC’s internal monitor multiplexer presents these rails in sequence to an external pin labeled MON‑L or MON‑R. Each pin outputs a repeating staircase/step waveform; each plateau corresponds to one rail.
  • How to use them diagnostically
    • Tooling: Use a properly rated oscilloscope and 10× probe; a DMM will only show an average and is not meaningful here.
    • Method: Probe MON‑L and MON‑R simultaneously (two channels) with a common ground. In a healthy set, the sequence, step levels, and repetition period are nearly identical on both pins.
    • Fault isolation:
    • Asymmetry (e.g., MON‑R missing the highest step that corresponds to VGH, or showing a depressed AVDD level) points to a problem on that side: shorted COF/source driver on the right glass edge, shorted decoupler on that rail, damaged PMIC output channel, or a cracked trace/flex.
    • Both MON‑L and MON‑R abnormal (flat, noisy, or incomplete sequences) suggests a common issue: missing T‑CON input supply, PMIC not enabled, short on a common rail, or T‑CON control fault.
  • Relation to common PMICs on TV T‑CONs
    • Devices such as Richtek RT6929/RT6930‑class PMICs integrate boosts/bucks/LDOs and often expose monitor pins used exactly for this purpose. Even when the exact datasheet is not public, the behavior of MON‑L/MON‑R on the board matches the multiplexed‑monitor convention.

Current information and trends

  • Increasing panel integration: Many newer TVs put the T‑CON on the panel (COF/COG), but the left/right split and monitor philosophy persists. Public datasheets are scarcer; service diagnosis leans on comparative measurement (MON‑L vs MON‑R, half‑panel isolation) rather than absolute specs.
  • Typical practice remains to compare sides rather than chase exact voltages, because exact targets vary by panel and vendor.

Supporting explanations and details

  • Why multiplexed monitoring: Exposing every rail externally would require many pins/test points. A single “MON” pin per side lets service and factory test sample several rails over time with minimal I/O.
  • Expected waveform: A repetitive step waveform (sample‑and‑hold levels). The highest positive plateau is usually VGH; the negative step is VGL; mid‑level plateaus correspond to AVDD/HAVDD/VCOM, etc.
  • Timebase: The sequence rate is slow enough to be stable on a standard scope (kHz–Hz range), yet fast enough to be averaged by a DMM.

Ethical and legal aspects

  • Safety: VGH can exceed 30 V and VGL is negative; use rated probes and avoid shorting test points. Unplug before connecting/rearranging panel ribbons. ESD precautions are mandatory around COF drivers.
  • Do not bypass protection permanently: Some sets enter panel‑protect when rails are wrong. Bypassing protection for more than transient diagnosis is unsafe.

Practical guidelines

  • Implementation methods
    • With power on, ground the scope to chassis ground. Probe MON‑L and MON‑R. Capture a few cycles and annotate step amplitudes.
    • If asymmetry is found, identify the failing step and locate the corresponding per‑side rail test pads (e.g., AVDD‑R, VGH‑R). Power off; measure resistance to ground to detect a shorted rail.
    • Half‑panel isolation: With care, disconnect one panel side ribbon to see if the other half displays normally. Never run with both ribbons disconnected.
  • Best practices
    • Compare, don’t chase absolute numbers. Differences between L and R are the key indicator.
    • Use AC‑coupling judiciously only to inspect ripple; keep DC‑coupled for step levels.
  • Potential challenges and mitigations
    • Hidden documentation: When datasheets aren’t available, use comparative signatures and known typical ranges.
    • Intermittents: Light mechanical stress on the panel edges (very gently) can expose COF‑bond issues; document before/after MON waveforms.

Possible disclaimers or additional notes

  • Label variations exist: Some boards label these pins MON0/MON1, MON‑A/MON‑B, or simply “MON.” Confirm silkscreen and schematic legends for your exact board.
  • If your context is audio equipment, MON‑L/MON‑R are simply the left/right monitor outputs to speakers, unrelated to LCD diagnostics.

Suggestions for further research

  • Obtain the specific service manual for your TV model/T‑CON board to map each MON step to its rail.
  • Study PMIC families used on the board (Richtek or equivalent) to understand typical rail sets and sequencing.
  • Explore professional repair forums and service notes for signature waveforms and case studies for your exact chassis.

Brief summary

  • On TV T‑CONs, MON‑L and MON‑R are multiplexed analog “monitor” outputs for the left and right panel rails. They provide a repeating stepped waveform that lets you compare rail health between sides; mismatches localize faults to one half of the panel/drive.
  • In audio contexts, MON‑L/MON‑R label left/right monitor outputs feeding speakers.

If you can share the device/model or a photo of the board area where MON‑L/MON‑R appear, I can map the steps you’ll see on the scope to specific rails and suggest targeted checks.

User question

Role of Lc1 and lc2in an lcd panel

Artificial Intelligence Response

Direct answer to the question

  • LC1 and LC2 are high‑voltage, two‑phase control lines produced on the T‑CON (timing controller) to drive the panel’s gate‑driver circuitry (GOA/GIP). They alternate between the gate‑on (VGH) and gate‑off (VGL) levels and are typically routed as “odd” and “even” phases to scan rows and manage polarity/inversion.
  • Key points:
    • Complementary phases: when LC1 = VGH, LC2 = VGL, then they swap.
    • Purposes: gate scanning timing, polarity (AC) driving to avoid DC stress, and sometimes section (odd/even side) control.
    • Typical levels: VGH ≈ +20…+35 V, VGL ≈ −5…−12 V; frequency in the tens of kHz range (line rate).

Detailed problem analysis

  • Where LC1/LC2 come from:
    • The T‑CON generates logic timing (STV/CPV/CKV/OE). A level‑shifter/GOA driver on the T‑CON or panel glass converts these to high‑voltage phases. Those HV outputs are commonly labeled LC1 and LC2 by several vendors (AUO/Innolux/LGD often mark them as LC1/LC2, ODD/EVEN, or CPV1/CPV2).
  • What they do electrically:
    • Provide two non‑overlapping, complementary phases that swing between VGL (gate‑off) and VGH (gate‑on).
    • Clock the gate‑driver shift registers that sequentially assert each row gate line (G1, G2, …, Gn).
    • Coordinate with STV (start pulse) and OE (output enable) so that only the intended row is enabled while source drivers place the analog column voltages.
  • Link to polarity inversion (AC drive):
    • LCD pixels must see near‑zero DC over time. Row/column/dot inversion schemes flip the sign of the pixel voltage relative to VCOM each frame or line.
    • LC1/LC2 phases synchronize the gate scan with the T‑CON’s inversion timing so the source drivers output the proper polarity for the active row. They are not the grayscale voltages; they are the gate‑timing phases enabling the row where the polarity‑corrected data is applied.
  • Typical behavior you should see on a scope:
    • Square‑like waveforms, complementary, with brief dead‑time (non‑overlap) to prevent shoot‑through inside the GOA.
    • Amplitudes near the panel’s VGH/VGL rails (e.g., +28 V and −8 V are common).
    • Repetition tied to the horizontal scan frequency (roughly tens of kHz for 60‑Hz panels).
  • Why the naming varies and why confusion exists:
    • Vendors use different silkscreen terms. LC1/LC2 may also be annotated as ODD/EVEN, CPV1/CPV2, CKV1/CKV2, or “POL/INV” related labels on some boards.
    • Some service literature shows LC1/LC2 test pads that read “sequential” VGH/VGL because those pads are simply exposing the two HV phases. In a few models, technicians colloquially refer to LC1/LC2 as “left/right” because each phase often drives the odd/even (physically left/right) gate‑driver banks, which can blur the terminology.
  • Failure manifestations when LC1/LC2 are bad or loaded:
    • Missing or distorted LC1/LC2: rolling/flicker, half‑screen washout, vertical banding, or complete loss of scanning on one side (odd/even).
    • Asymmetry (one phase weak): periodic artifacts every other line, or a clearly “half‑screen” issue.
    • Overloaded phase (short on glass/COF): rounded tops, collapsed amplitude, or phase stuck at VGL/VGH.

Current information and trends

  • Modern GOA/GIP panels increasingly integrate the level shifter onto the glass (COG/COF), so LC1/LC2 may be present only as short internal traces; external pads might be small “jumpers” or test via holes labeled LC1/LC2 or ODD/EVEN.
  • Some T‑CONs expose LC1/LC2 as serviceable jumpers to isolate a faulty side (odd/even bank). Cutting or lifting them is a last‑resort diagnostic technique used in field repair.
  • HV levels have trended modestly lower in newer low‑leakage TFT processes, but the role of LC1/LC2 remains the same: complementary HV phases for gate scanning.

Supporting explanations and details

  • Related signals:
    • STV (start vertical): injects the first bit into the gate shift register chain.
    • CKV/CPV (clock vertical/charge‑pump vertical): phase clocks that, together with LC1/LC2, push the start bit and enable each gate line sequentially.
    • OE (output enable): qualifies when the source voltages are allowed to write pixels.
    • VCOM: common electrode; inversion logic ensures average pixel DC ≈ 0 V relative to VCOM.
  • Example numbers (1080p/60 example):
    • Horizontal rate ≈ 67 kHz; LC1/LC2 phase activity is aligned to this line cadence.
    • VGH ≈ +24…+32 V, VGL ≈ −6…−10 V typical; dead‑time a few hundred nanoseconds to a microsecond scale depending on the driver.

Ethical and legal aspects

  • Safety:
    • LC1/LC2 carry high voltage relative to logic rails; use 10× probes rated for at least ±40 V and proper ESD precautions. Avoid hot‑plugging panel FFCs; this can destroy the GOA.
  • Environmental:
    • Faulty panels contain glass and small amounts of hazardous materials; follow local e‑waste regulations when disposing of panels or T‑CONs.

Practical guidelines

  • How to measure:
    • Use a 10× probe, DC coupling, ≥100 MHz bandwidth scope.
    • Reference to panel/T‑CON ground; probe LC1 and LC2 pads near the panel connector or labeled jumpers.
    • Expected: clean complementary phases swinging between VGL and VGH with slight non‑overlap.
  • Fault isolation steps:
    • If one phase is collapsed, disconnect one panel edge (if design allows odd/even sides) and recheck. If LC waveforms recover with one side unplugged, the disconnected side’s gate driver/COF is likely loading the line.
    • Compare VGH/VGL rails: if rails are low or noisy, fix the HV generation (charge pumps/regulators) before blaming LC1/LC2.
    • Check STV/CKV/OE timing if phases look correct but the panel still misbehaves.
  • Best practices:
    • Record known‑good waveforms for the exact panel model as a service reference.
    • Avoid AC coupling; it hides DC levels and dead‑time.
    • Don’t defeat non‑overlap by “bridging” phases—this can short VGH to VGL internally.

Possible disclaimers or additional notes

  • Labeling is panel‑specific. Some OEMs use LC1/LC2 as silkscreen for “ODD/EVEN” phase outputs; a few documents ambiguously call them “left/right,” which refers to which driver bank they feed, not to distinct DC supply rails.
  • In rare schematics, LC1/LC2 appear only as testpoints, not routed nets, because the GOA is fully internal to the glass; you’ll then see only VGH/VGL and generic “CPV/CKV” labels.

Suggestions for further research

  • Obtain the service manual or panel datasheet for your exact model to map LC1/LC2 to the vendor’s naming (e.g., CPV1/CPV2, CKV1/CKV2).
  • Review application notes from PMIC/GOA vendors (e.g., Richtek, Novatek, Himax) for timing and non‑overlap recommendations.
  • Study inversion scheme documentation (line/column/dot inversion) to understand interactions between LC phases and VCOM flicker optimization.

Brief summary

  • LC1 and LC2 are complementary high‑voltage phases used by the LCD’s gate‑driver circuitry to scan rows and coordinate AC inversion. They toggle between VGH and VGL, often designated ODD/EVEN, and are essential for proper row addressing and prevention of DC stress. On a scope you should see clean, non‑overlapping swings between the HV rails at the line rate; asymmetry or collapse indicates HV generation or gate‑driver faults, commonly on one side of the panel. If you share your panel model, I can map LC1/LC2 to that design’s exact test points and expected waveforms.

Ask additional question

Wait...(2min)
Disclaimer: The responses provided by artificial intelligence (language model) may be inaccurate and misleading. Elektroda is not responsible for the accuracy, reliability, or completeness of the presented information. All responses should be verified by the user.
Report illegal content (Article 16 DSA)